

Code No: 58042

Set No. 1

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

IV B.Tech. II Sem., II Mid-Term Examinations, April-2014

EMBEDDED SYSTEMS

Objective Exam

Name: _____ Hall Ticket No.

						A				
--	--	--	--	--	--	---	--	--	--	--

Answer All Questions. All Questions Carry Equal Marks. Time: 20 Min. Marks: 10.

I. Choose the correct alternative:

1. _____ Displays commonly contain LED segments arranged as an 8. []
A) Seven segment display B) Intelligent LCD display
C) 4X4 display D) 2X2 display
2. The ____ display contains two internal byte-wide registers. []
A) Seven segment display B) Intelligent LCD display
C) 4X4 display D) 2X2 display
3. Control sequence of D/A conversion is []
A) CS then WR B) WR then CS C) CS then WR then RD D) WR then RD
4. Which serial data communication mode is multiprocessor 9-bit UART? []
A) mode 0 B) mode 1 C) mode 2 D) mode 4
5. Which serial data communication mode is high speed? []
A) mode 0 B) mode 1 C) mode 2 D) mode 3
6. A standard for OS interfaces proposed by IEEE is []
A) POSIX B) QNX C) AMX D) Intel
7. The basic building block of software written under an RTOS is the []
A) Scheduler B) task C) context D) reentrancy
8. For both counting semaphore and binary semaphore a _____ is used to hold processing waiting on the semaphore is []
A) stack B) queue C) deque D) circular queue
9. A ____ RTOS will stop a lower-priority task as soon as the higher-priority task unblocks. []
A) preemptive B) non preemptive C) interpret D) exception
10. A function that works properly even if it is called by more than one task is called a _____ function. []
A) mutex B) task C) reentrant D) semaphore

Cont.....2

II Fill in the Blanks:

11. _____ are used to measure the elapsed time of events.
12. ISR stands for_____.
13. The maximum time for which interrupts are disabled + time to start the execution of the first instruction in the ISR is called_____.
14. ARM has _____ general-purpose registers.
15. ARM is actually a family of _____ architectures.
16. A SHARC instruction consists of _____ bits.
17. CAN bus stands for _____.
18. DNS stands for_____.
19. A _____ combines separately compiled and assembly modules into an executable image.
20. _____bus encourages a data-push programming style.

-oOo-

Code No: 58042

Set No. 2

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

IV B.Tech. II Sem., II Mid-Term Examinations, April-2014

EMBEDDED SYSTEMS

Objective Exam

Name: _____ **Hall Ticket No.**

						A			
--	--	--	--	--	--	---	--	--	--

Answer All Questions. All Questions Carry Equal Marks. Time: 20 Min. Marks: 10.

I. Choose the correct alternative:

1. Which serial data communication mode is multiprocessor 9-bit UART? []
A) mode 0 B) mode 1 C) mode 2 D) mode 4
2. Which serial data communication mode is high speed? []
A) mode 0 B) mode 1 C) mode 2 D) mode 3
3. A standard for OS interfaces proposed by IEEE is []
A) POSIX B) QNX C) AMX D) Intel
4. The basic building block of software written under an RTOS is the []
A) Scheduler B) task C) context D) reentrancy
5. For both counting semaphore and binary semaphore a _____ is used to hold processing waiting on the semaphore is []
A) stack B) queue C) deque D) circular queue
6. A _____ RTOS will stop a lower-priority task as soon as the higher-priority task unblocks. []
A) preemptive B) non preemptive C) interpret D) exception
7. A function that works properly even if it is called by more than one task is called a _____ function. []
A) mutex B) task C) reentrant D) semaphore
8. _____ Displays commonly contain LED segments arranged as an 8. []
A) Seven segment display B) Intelligent LCD display
C) 4X4 display D) 2X2 display
9. The _____ display contains two internal byte-wide registers. []
A) Seven segment display B) Intelligent LCD display
C) 4X4 display D) 2X2 display
10. Control sequence of D/A conversion is []
A) CS then WR B) WR then CS C) CS then WR then RD D) WR then RD

Cont.....2

II Fill in the Blanks:

11. ARM has _____ general-purpose registers.
12. ARM is actually a family of _____ architectures.
13. A SHARC instruction consists of _____ bits.
14. CAN bus stand for _____.
15. DNS stands for_____.
16. A _____ combines separately compiled and assembly modules into an executable image.
17. _____bus encourages a data-push programming style.
18. _____ are used to measure the elapsed time of events.
19. ISR stands for_____.
20. The maximum time for which interrupts are disables + time to start the execution of the first instruction in the ISR is called_____.

-oOo-

Code No: 58042

Set No. 3

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

IV B.Tech. II Sem., II Mid-Term Examinations, April-2014

EMBEDDED SYSTEMS

Objective Exam

Name: _____ Hall Ticket No.

						A				
--	--	--	--	--	--	---	--	--	--	--

Answer All Questions. All Questions Carry Equal Marks. Time: 20 Min. Marks: 10.

I. Choose the correct alternative:

1. A standard for OS interfaces proposed by IEEE is []
A) POSIX B) QNX C) AMX D) Intel
2. The basic building block of software written under an RTOS is the []
A) Scheduler B) task C) context D) reentrancy
3. For both counting semaphore and binary semaphore a _____ is used to hold processing waiting on the semaphore is []
A) stack B) queue C) deque D) circular queue
4. A _____ RTOS will stop a lower-priority task as soon as the higher-priority task unblocks. []
A) preemptive B) non preemptive C) interpret D) exception
5. A function that works properly even if it is called by more than one task is called a _____ function. []
A) mutex B) task C) reentrant D) semaphore
6. _____ Displays commonly contain LED segments arranged as an 8. []
A) Seven segment display B) Intelligent LCD display
C) 4X4 display D) 2X2 display
7. The _____ display contains two internal byte-wide registers. []
A) Seven segment display B) Intelligent LCD display
C) 4X4 display D) 2X2 display
8. Control sequence of D/A conversion is []
A) CS then WR B) WR then CS C) CS then WR then RD D) WR then RD
9. Which serial data communication mode is multiprocessor 9-bit UART? []
A) mode 0 B) mode 1 C) mode 2 D) mode 4
10. Which serial data communication mode is high speed? []
A) mode 0 B) mode 1 C) mode 2 D) mode 3

Cont.....2

II Fill in the Blanks:

11. A SHARC instruction consists of _____ bits.
12. CAN bus stand for _____.
13. DNS stands for_____.
14. A _____ combines separately compiled and assembly modules into an executable image.
15. _____bus encourages a data-push programming style.
16. _____ are used to measure the elapsed time of events.
17. ISR stands for_____.
18. The maximum time for which interrupts are disables + time to start the execution of the first instruction in the ISR is called_____.
19. ARM has _____ general-purpose registers.
20. ARM is actually a family of _____ architectures.

-oOo-

Code No: 58042

Set No. 4

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

IV B.Tech. II Sem., II Mid-Term Examinations, April-2014

EMBEDDED SYSTEMS

Objective Exam

Name: _____ Hall Ticket No.

						A				
--	--	--	--	--	--	---	--	--	--	--

Answer All Questions. All Questions Carry Equal Marks. Time: 20 Min. Marks: 10.

I. Choose the correct alternative:

1. For both counting semaphore and binary semaphore a _____ is used to hold processing waiting on the semaphore is []
A) stack B) queue C) deque D) circular queue
2. A _____ RTOS will stop a lower-priority task as soon as the higher-priority task unblocks. []
A) preemptive B) non preemptive C) interpret D) exception
3. A function that works properly even if it is called by more than one task is called a _____ function. []
A) mutex B) task C) reentrant D) semaphore
4. _____ Displays commonly contain LED segments arranged as an 8. []
A) Seven segment display B) Intelligent LCD display
C) 4X4 display D) 2X2 display
5. The _____ display contains two internal byte-wide registers. []
A) Seven segment display B) Intelligent LCD display
C) 4X4 display D) 2X2 display
6. Control sequence of D/A conversion is []
A) CS then WR B) WR then CS C) CS then WR then RD D) WR then RD
7. Which serial data communication mode is multiprocessor 9-bit UART? []
A) mode 0 B) mode 1 C) mode 2 D) mode 4
8. Which serial data communication mode is high speed? []
A) mode 0 B) mode 1 C) mode 2 D) mode 3
9. A standard for OS interfaces proposed by IEEE is []
A) POSIX B) QNX C) AMX D) Intel
10. The basic building block of software written under an RTOS is the []
A) Scheduler B) task C) context D) reentrancy

Cont.....2

II Fill in the Blanks:

11. DNS stands for_____.
12. A _____ combines separately compiled and assembly modules into an executable image.
13. _____bus encourages a data-push programming style.
14. _____ are used to measure the elapsed time of events.
15. ISR stands for_____.
16. The maximum time for which interrupts are disabled + time to start the execution of the first instruction in the ISR is called_____.
17. ARM has _____ general-purpose registers.
18. ARM is actually a family of _____ architectures.
19. A SHARC instruction consists of _____ bits.
20. CAN bus stands for _____.

-oOo-